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hold analog-to-digital (A/D) converter synchronized
by a frequency coherent 40 MHz pulse to obtain four
evenly spaced samples A1,B1A2 and B2 of each cycle
of the signal, and means for adding, or subtracting, each
sample to, or from, one of four accumulators to form
the sums:

SI, = (A1-A2) M1 Sia=; (A1-A2) M2
S2, = (B1 - B2) M1 S2= (B1-B2) M2
where

M1 = 10 MHz Reference . Receiver Code A0'
M2 = 10 MHz. Reference . Receiver Code A90'

The correlation functions that are used for the range
measurements are then computed from the following
equations:
I = S1 cos a - S2 sin a

Q = Sicos a - S2 sin a
where sin a and cos a are determined at the start of

each range acquisition by forcing the receiver code for
both M1 and M2 to be equal to 1 and applying these
equations:
sin a =

Sl

-accos a =

S2

-- .

ABSTRACT

Apparatus for demodulation and correlation of a code
modulated 10 MHz signal is comprised of a sample and

DEModulAON
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DIGITAL DEMODULATOR-CORRELATOR

Sl

St. O cerer =

Nsis

ORIGN OF THE INVENTION

The invention described herein was made in the per- 5

formance of work under a NASA contract and is sub

ject to the provisions of Section 305 of the National
Aeronautics and Space Act of 1958, Public Law 85-568
(72 Stat. 435; USC 2457).

10

BACKGROUND OF THE INVENTION

This invention relates to a method and apparatus for
demodulation and correlation of a code modulated sig
nal with respect to a reference signal.
The demodulation and correlation of a coded signal
becomes very crucial in many systems, such as in rang

2

15

S2

cos d =c re

Ns is

Sg

N S1 + S2
S2g

\sis

As a further feature of the invention, the multipliers M1
and M2 are each multiplied by a squarewave chopper
signal having a period that is long relative to the period
of the received signal to foreclose contamination of the
received signal by leakage from either of the other two
terms of the multipliers.
BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a functional block diagram of a spacecraft
sequential ranging system which may employ the pres
from the time required for electromagnetic waves to ent invention to advantage.
FIG. 2 illustrates in a graph the inphase, I, and quad
make a round trip between a transmitter-receiver and a
turn-around transponder. Ranging systems are primar rature, Q, correlation functions of two squarewave
ily useful in tracking spacecraft, but may also be useful signals which may be the received range code com
in range tracking of aircraft from a ground station or pared with a receiver code in the system of FIG. 1 for
another aircraft. In conjunction with simultaneous op ranging.
eration of three ground stations, enough accuracy may 25 FIG. 3 illustrates inphase correlation functions for
be achieved to implement an aircraft collision avoid three successive codes in the sequential acquisition
ance system. Since all of these systems are merely spe ranging system of FIG. 1.
cial applications of a ranging system, or are analogous
FIG. 4 illustrates the functional technique for com
to ranging systems in respect to demodulation and cor paring the received range code with a receiver code in
relation of coded signals, the principles and preferred 30 the system of FIG. 1.
FIG. 5 illustrates in a functional block diagram the
embodiment of the invention will be described with
reference to a ranging system of the type described by demodulation and correlation of the present invention.
FIG. 6 is a sample timing diagram useful in under
Warren L. Martin and Richard M. Goldstein in U.S.
standing the present invention.
Pat. No. 3,659,292.
FIG. 7 is a block diagram of a preferred embodiment.
35

ing systems wherein range is essentially determined

SUMMARY OF THE INVENTION
Demodulation and correlation of a code modulated

FIG. 8 illustrates the organization of an arithmetic
unit in the preferred embodiment of FIG. 7.

signal received with a reference code signal (receiver
code) is accomplished with automatic operation and
improved stability by sampling the received signal and 40
converting each sample to digital form. Sampling is
controlled by a frequency coherent signal that is stable
at a frequency four times the signal to be demodulated
and correlated such that four equally spaced samples
A1, B1, A2 and B2 are obtained at the same phases of 45
the signal during successive cycles. Each sample is

DESCRIPTION OF PREFERRED
EMBODIMENTS

slo = (Al - A2) M2

Before describing a preferred embodiment, the the
ory or ranging will be described in order to better ap
preciate the improvement of the present invention over
the basic binary coded sequential ranging system of the
prior U.S. Pat. No. 3,659,292 (commonly referred to as
the u-type system). Ranging is essentially a matter of
determining the period of time an electromagnetic wave
takes in traversing the round-trip distance from a base
station to a transponder. Commonly called the round
trip-light time (RTLT), this period is measured through
the use of a carrier modulated by some repetitious code,

S2, = (B1-B2) MI S2 = (B1 - B2) M2

to the base station on a return carrier. The returned

added or subtracted to or from one of four accumula

tors to or from the separate sums.
50

SI, = (A1 - A2) M1

termed a range code. Transponded, the code is returned

code appears phase delayed from that being transmitted
to the round-trip travel time. This phase delay is the
where M1 is a reference signal at the frequency of the 5 due
for the range determination.
received signal multiplied by the receiver code, and M2 basis
Phase
delay translates directly into a measure of dis
is the reference signal multiplied by the receiver code tance if the
code's period is greater than the RTLT.
delayed cycle. The correlation functions are then This requirement
no real problem for short
computed according to the following equations:
60 distances as wouldpresents
be the case in such applications as
surveying on earth or measuring the distance of aircraft,
I = S cosa - S2 sin a
but for measuring the range of spacecraft, where the
code period is some fraction of the RTLT, there is some
Q = Sla cosa - S2q sin a
difficulty because the range measurement is ambiguous.
where sin a and cosa are determined in advance by 65 For example, if the transmitted and returned codes have
forcing the receiver code in the products of M1 and M2 periods of 1 second, and differ in phase by 180, then the
to be equal to 1, while forming sums in the accumula RTLT to the spacecraft could be 0.5, 1.5, 2.5 . . .
(n +0.5) seconds (for any integer n). This ambiguity
tors, and computing

4,112,497
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results due to repetition of the code during the RTLT to
a spacecraft. RTLT's to spacecraft are typically on the
order of tens of minutes for missions to neighboring
planets, and hours for missions to more distant bodies
such as Uranus. Unambiguous resolution of such dis
tances would require codes of comparable periods.
Both the generation and the phase measurement of such
codes is impractical. Fortunately, it is possible to make

4.
hard limited, all in a receiver 22, for demodulating the

two down-link carriers in X- and S-band transmitters

23, 24.

The down-link X- and S-band signals are received by

the receivers 11 and 12 which are phase-locked respec

tively to the X- and S-band carriers. These receivers

provide the 10 MHz. I.F. signals modulated with the
range code to the ranging circuits 13 which indepen

an a priori estimate of the spacecraft's range which dently measure the S- and X-band range. The ranging
reduces the distance (phase delay) which must be re 10 system shown thus has two separate and identical rang
solved. The code period then need be only greater than ing channels, one for X-band, and one for S-band. Only
the uncertainty of the a priori estimate since the number the range measurement for the X-band channel will be
of code periods within the predicted distance can be described. It is to be understood that the description
computed. Adding the predicted number of code peri applies equally to the S-band channel, except for the
ods to the fractional period measured by the u-type 5 frequencies involved.
system results in an unambiguous range determination.
The received range code phase differs from that
Although measurement precision is conceptually transmitted
due to RTLT and frequency change due to
quite distinct from ambiguity, it too is related to the Earth-spacecraft
relative doppler, as well as lesser
code period. However, unlike ambiguity, the precision phase and frequency
variations due to the transmission
20
to which the returned code phase can be measured medium. It is impossible
determine the phase differ
increases as the code period decreases. For example, if ence of two squarewavesto whose
are not
a precision of 10 nanoseconds is required and the code's identical. Therefore, before range frequencies
can
be
determined,
period is 1 minute, then phase must be resolved to one
doppler effect must be removed. The preferred
part in 100. This is a very difficult, if not impossible, the
embodiment
uses a second code, termed the receiver
task. However, if the code period is 2 microseconds, the 25 code, to accomplish
this. In all respects this code is
same precision requires measurement to within only one identical to the transmitted
range code. The code is
part in 200.
based
upon
the
same
66
or
132
MHz reference used for
The u-type system balances the conflicting require the range code. Just prior to completion
of a RTLT
ments of ambiguity resolution and measurement preci after
start
of
the
ranging
sequence,
the
receiver
is
sion through the use of several squarewave range codes. synchronized to the transmitted range code, i.e.,code
they
Related by powers of two, these codes are transmitted are made identical. Following synchronization, how
sequentially starting with the highest frequency, which
the receiver code is modified by adding properly
establishes the precision of the measurement, and end ever,
doppler from the doppler extractor to the 66 or
ing with the lowest which has minimum ambiguity. The scaled
132
MHz
reference. This process, known as doppler
preferred embodiment of the present invention makes 35
available codes from about 8 MHz to approximately 1 rate aiding, causes the receiver code to instantaneously
Hz. This gives the system a maximum ambiguity resolu become a frequency coherent model of the received
tion of 3 x 10 meters and a precision in the neighbor signal. In other words, it becomesidentical to what the
transmitted range code would be if the transmitted
hood of a fraction of a nanosecond.
The u-type system of the preferred embodiment is range code were modified by doppler. The necessary
operated as part of a deep-space-network (DSN) track code phase measurement can now be made at leisure
ing station. Its relation to other ground based subsys since the received range code and the receiver code
tems and to a spacecraft is shown in FIG.1. The system remain in a fixed phase relationship. The resulting range
is comprised of a ground station exciter-transmitter 10, determination is equivalent to the "backward looking'
X- and S-band receivers 11, 12 and dual channel sequen 45 time of flight at the instant that the receiver code be
tial ranging circuits 13. The X- and S-band receivers comes rate-aided. This instant is called time TO. How
also employ doppler extractors 14, 15 to provide four ever, doppler rate aiding is not a part of the present
doppler rate aiding signals X-DOP (0,90) and S-DOP invention; only a part of the preferred embodiment.
To mechanize the range code phase measurement,
(0,90'). However, only the I.F. (10 MHz) signals from
the X- and S-band receivers are utilized to obtain the 50 two correlation voltages are computed for each chan
improvement in the range data output of the present nel. The first voltage, called an inphase voltage, I, is a
invention. A spacecraft transponder 16 receives range direct comparison of the received range code with the
codes on an S-band carrier and returns range codes on receiver code. The second voltage, called quadrature
voltage, Q, is an analogous comparison of the received
X- and S-band carriers.
The ranging process starts with the generation of a 55 code with the receiver code delayed by one quarter of
range code in the ranging circuits 13. The range code is a code bit period. FIG. 2 shows how the inphase (I) and
derived from a 66 or 132 MHz frequency reference by quadrature (Q) correlation voltages vary as a function
successive division by powers of two, and the frequency of r, the phase difference. Given any values of I and Q,
reference is produced by a stable generator 17. The the following equations may be used to determine t in
range code is phase modulated onto the uplink carrier 60 microseconds.
via modulator 18 and frequency multiplier 19, and trans
mitted to the spacecraft via a power amplifier 20 and an
Os (b. < - given I > 0, Q > 0
(1)
appropriate antenna. The transponder aboard a space
craft is phase-locked to the uplink carrier. It multiplies
- T (-Othe carrier frequency by 240/221 and 880/221 to de 65
velop, respectively, S- and X-band downlink carriers.
Concurrently, the received range code is coherently
2 s (b.<t given I < 0, Q & O
(2)
detected, filtered in a 1 MHz pass-band channel and

5
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-continued
I - O + 1)
t

given I < 0, O < 0

(3)

6
slow drift of the measured phase delay. The measured
drift, known as differential range versus integrated dop
pler (DRVID), can be used to determine the time rate
of change of the total columnar electron content of the
ray path. To both measure this drift and redetermine the
initial phase measurement, the ranging program repeats
the highest frequency component and remeasures its

phase delay after the range acquisition is complete.
Although these remeasurements can be performed at
O the correlation function peak, up to a 5 db improvement
T
in performance is obtained by retarding the receive
t = i (a -- 3)
code by one eighth of the code period. Note from FIG.
2 that this is the "equal-power' point where both the
- 163 Xx F2"
Where T =
quadrature and in phase voltages have equal magnitude.
15 To further increase the amount of DRVID data, the
N = code number (e.g., 1 for 4 MHz to 23 for 1 Hz), highest frequency component is, at the operator's op
Fs = exciter synthesizer frequency (approximately 44 tion, transmitted concurrently with all low frequency
MHz) from which the 132 MHz reference is derived by components, except the second, during the resolution of
multiplying by 3. The ranging circuits first determine range ambiguity. DRVID data is then available
the phase delay for the highest frequency code to estab 20 throughout the ranging acquisition.
lish the range measurement precision. The same deter
While the ranging algorithm has remained essentially
mination on a series of lower frequency codes resolves unchanged, the present invention represents a marked
the range ambiguity. Because each code is derived from advance and departure from earlier systems in the range
the same binary counter, they are phase coherent. code demodulation and correlation circuit. Whereas the
Therefore it is not necessary to actually measure the 25 circuit of earlier systems described in the aforesaid pa
phase of any component except the first one. FIG. 3 tent and other similar systems were purely analog, the
shows the inphase correlation functions for three suc circuit of the present invention is wholly digital. How
cessive range components C, C, and C3. (The quadra ever, the departure is more extensive than that, as will
ture function has been omitted for clarity.) Naturally, be evident from the following general discussion of
their respective correlation functions are coherent. As 30
and correlation techniques, and a descrip
suming that the original (highest frequency) component demodulation
tion of the demodulation and correlation circuit of the
Cindicates a phase delay of t, the true (or least ambigu present invention in a preferred embodiment.
ous) range point can be any of the points marked Ti(i =
The process by which the returned range code is
1 ... R). Putting the value t into the range tally, and compared to the transmitted code is shown functionally
retarding the receiver code by the same amount, moves 35 in FIG. 4. A 10 MHz. I.F. signal is obtained from the
the observed point on the correlation function to a peak station receiver. To demodulate the range code, a 10
for the highest frequency code (one of the points la MHz reference is adjusted through a variable phase
beled A, B, C, or D). Because the correlation functions control unit 30 to quadrature with the I.F. carrier and
are coherently related, the range code C. correlation both signals applied to a mixer 31. The mixer product
function will now be at either a positive or negative after filtering and amplifying in a filter-amplifier 32, is
peak. If the peak is positive, the component can be the baseband squarewave code signal.
ignored since it is already in phase and makes no contri
Two additional mixers 33, 34 are used to multiply the
bution to the range tally. If, on the other hand, it is baseband
squarewave with the receiver code and the
negative then one half of the range code bit period is receiver code
delayed by 90'. If two squarewaves are
added to the range tally and once again, the receiver 45 allowed to take
on the values E1, and input to the
code is delayed by the same amount. This is illustrated mixer, the mixer output
takes on the product values 1
by assuming the code C, measurement to be at TR. The according to the following
table:
first retardation would leave the receiver code at A.
(4)

The correlation function of code C is negative; there

fore the receiver code would be moved to point B after 50
it is delayed by one half of the bit period of code C.
Since the correlation function of the ranging code Csis
negative at this point, one half of the bit period of code
C. would be added to the tally and again the receiver
code is delayed. This final shift leaves the receiver code 55
at point D. The code phase delay is then determined to
be equal to r. Note that while the first component must
be explicitly measured, the succeeding component mea
surements consist only of determining the sign of the
inphase correlation voltage.
So far, only ideal conditions have been discussed. In

practice, charged particle plasmas, both ionospheric
and interplanetary, corrupt the received signal. The
range measurement is affected in two ways due to a
plasma medium. First the range modulation is decreased 65
in frequency (thereby corrupting code phase) and sec
ond the carrier is increased in frequency by a like
amount (thereby corrupting doppler). This causes a

RECEIVED
BASEBAND
CODE
-l
-1
--

MIXED
CODE
-1
- 1
-1

MXER
OUTPUT
--1
-1

--

- 1

+1

It is easy to visualize that if the phase difference be
tween the two signals is 0, then the output is always
+1, but if it is 90, the output is alternately +1 and -1,
a squarewave with half the baseband code period.
Given a phase difference of 180, the output is always
-1. For any other phase, the output is a pulse train
whose 1 duty cycle is proportional to the phase dif
ference. Integration of the mixer outputs results in val
ues related to the duty cycle and integration time. Nor
malizing the integrated values by their maximum yields
the I and Q correlation functions in integrator normal
izer 35 and integrator normalizer 36, respectively. Inte

4,112,497
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gration also averages the received random noise com
ponents in the I and Q functions. Demodulation and

correlation of the range code is now complete.
Phase adjustment of the 10 MHz reference is crucial
to best performance of the system. Any misadjustment
degrades the values of the I and Q functions with re
spect to noise. Prior to ranging, this phase control is
"calibrated' or so adjusted as to null the 10 MHz com
ponent in the first mixer output. This is the quadrature
point required for phase demodulation. The corre
sponding carrier-phase calibration of the present inven

B2 = D sin a +3m/2+ M(t)

(8)

where:

O

D is the signal amplitude in digital form, and M(t) is
the range code modulation k Sin (ot) where k is
the modulation index.
Assuming that the multiplication terms M1 and M2
applied to multipliers 44 to 47 in FIG. 5 are in each case
the 10 MHz squarewave signal from the phase-locked
loop, the effect is to multiply samples A1 and B1 by 1
and samples A2 and B2 by -1. Under noise-free condi

tion is fully automatic, as will be described in the fol
lowing discussion of FIG. 5.

Earlier sequential ranging equipment achieved cross
correlation of received and local codes at 10 MHz using

8

tions, the outputs S1, S2, S1 and S2 of the discrete

15

balanced mixers 33 and 34 shown in FIG. 4. Since the

code had not been demodulated from the I.F. carrier,
and the system bandwidths were relatively wide, small

phase instabilities in the analog equipment did not affect 20
the group delay. However, the system did require daily
adjustment of the phase shifter 30 used to align the 10
MHz reference in quadrature to the receiver's I.F. car
rier, and these adjustments were required to be made
under strong signal conditions to prevent noise from 25
obscuring the desired null. Thus, as the received signal
became weaker, and the receiver AGC adjusted gain to
compensate, phase shifts occurred rendering the previ
ous phase adjustment improper. While the resultant
losses were small, they nevertheless represented a sys
tem deficiency. Furthermore, phase adjustments were
but once a day, so changes occurring throughout the
day would not be detected until the following day. The
present invention overcomes these and other problems
as will become evident from the following description 35
of FIG.S.

Referring now to FIG. 5, the demodulation and cor
relation of the range code is digital. Two advantages are

realized over analog techniques, stability and fully auto
matic operation. The important distinction between this
technique and that represented in FIG. 4 is that the

integrators 48 to 51, respectively contain the following
values over a 10 MHz cycle:
SIF = Sld = A1-A2 = 2D sin (a + M(t))

(9)

S2 = S2 = B1-B2 = 2D cos (a + M(t))

(10)

where the primed terms designate the unprimed terms
integrated over one 10 MHz cycle. The outputs, I and
Q, are computed through transformation blocks 52 and
53 which are preferably implemented with software and
are defined by:

I = St coso-S2 sin a

(11)

2 = Sla cosa-S2 sin a

(12)

Simple trigonometry yields:
F = Q = 2DMC) = 2Dk sino

(13)

where the primed terms again designate the unprimed
terms integrated over one 10 MHz cycle. From Equa
tion (13) it should be apparent that the range code has
been demodulated.
The remaining task is to correlate the demodulated
range code against the output of the receiver coder.
First allow the I" value given by Equation (13) to be
integrated for time t sufficiently large in integrator 52,

incoming I.F. signal is immediately coherently sampled
and digitized by an A/D converter 40. Discrete samples as follows:
thereby created are processed to produce the same I
and Q functions previously discussed with reference to 45
I = r = 2 - D. k sin(o) = 0
(14)
FIG. 4, but in a distinct manner with greater accuracy,
even with weaker signals. The samples are routed and Fort sufficiently large, I = Q as 0. The next step is for
controlled by 40 MHz, 20 MHz, and 10 MHz signals the right side of Equation (14) to be multiplied in multi
developed by a phase-locked loop (PLL) 4-1 synchro

plier 44 by the El Squarewave k sino, (t.--T)). If t
nized to the 10 MHz reference of the base station. As 50 0,
then I is equal to

=

shown in FIG. 6, the sample and hold periods of the
A/D converter 40 is controlled by the 40 MHz signal.
X 2. D. k.
f
Four samples, A1, B1, A2, and B2 are taken for each
cycle of the 10 MHz. I.F. input. Samples A1 and A2 are
routed to path P by a switch circuit 42 under control of 55 If, however, t is equal to of the code period, then
the 20 MHz signal. Similarly, B1 and B2 are routed to
path P. by a switch circuit 43 under control of the com
I = 22. D. k sinfo.) sin (or + -l
(15)
plement 20 MHz of the 20 MHz signal.
FIG. 6 shows a phase offset, b, between the 10 MHz
2 - d. k. sin (2.a.) so for larget
station reference and the 10 MHz. I.F. input. Sample A1
is then taken at the point db -- T/4. If db - TA is desig
nated as a, the following equations may be written for If t is equal to of the code period,
each of the samples (ignoring noise):

;

Al = D sin a - M(t))
A2 = D sin a -- r - M(t)

(5) 65
(6)

B1 = D sin a + F /2 - Mt)

(7)

I = 2. D. k sin (o, sin (o. + r.
= 2. D. k sin(o) (-1) sin(o)
- 2 D. k for larget

(16)

4,112,497

10
compatability with older DSN equipment. Reference
will hereafter be made to only the 132 MHz reference to
illustrate an exemplary embodiment.
As just noted, the coder 60 consists of 24 flip-flops
arranged as a binary counter. Repeater flip-flops at the
output resynchronize the code with 16.5 MHz from the
divider 62 effectively tying the code to the 132 MHz

Observe that if the multiplying squarewave is the re

ceiver code, then the values of the correlation curve I in
FIG. 2 are obtained. The values of the correlation curve

Q in FIG. 2 can be obtained in accordance with the
present invention in a strictly analogous way in block
53.
To mechanize Equation (16), M1 is defined to be the
10 MHz squarewave reference times the receiver code.
Similarly M2 becomes the reference multiplied by the
receiver code delayed by of the code period. These
products M1 and M2 are developed in blocks54 and 55
which are mechanized very simply by exclusive-OR
circuits. Equation (11) applied to S1 and S2 yields the
inphase correlation values I while Equation (12) applied

10

separate control for receiver code relative to the trans

to S1 and S2-yields the quadrature correlation values

15

and M2 are the 10 MHz reference:

20

Q. Both demodulation and correlation are now com
plete. However, one thing remains to be discussed: the
determination of cos a and sin a for use in Equations
(11) and (12). First, from Equations (9) and (10), if M1
Slt = S1 = 2D sin (a--M(t) = 2D sin a, for larget.
S2 = S2 = 2D cos(a--M(t) = 2D cosa, for larget,

(17)
(18)

mitter code.

The output of the circuit 64 is used to adjust the phase
of the receiver code with respect to the transmitter
code. Adjustment commands may come from either a
data processor (DP) 65 or from a doppler conditioning

circuit 66 which receives doppler information from the
doppler extractor 15. The circuit 64 effectively serves
to delete a clock pulse in the retard (RTD) mode, or to
delete a counter state, thus shortening the count se
quence, in the advance (ADV) mode.

25

From these equations

reference, thus promoting stability.
A receiver coder 63 is preceded by a --8 pulse adder
circuit 64. This circuit functions not only to reduce the
132 MHz to 16.5 MHz, but also to phase shift the re
ceiver code. Independent divide by 8 counters provide

Because the 132 MHz reference is derived from the

44 MHz transmitter frequency synthesizer, the code is a
subharmonic of the transmitted carrier. This relation

sin a =
cos og sc

rs. Sl LE

=i

S.
==

S2

st

S2g

\sis

Ns is

(19)

\ S1 + S2

(20) 30

Ns is

The determination of sin a and coso in blocks 56 and 57

is equivalent to "calibration” of the station reference
previously done by adjustment of the 10 MHz reference 35
to a null of the 10 MHz component in the first mixer

output, but determination of sin a and cos o is done
automatically under computer control at the start of

each range acquisition by forcing the receiver code in 40
multipliers M1 and M2 to be “1” via switches 58 and 59.
The resulting S1 and S2 values are input to the blocks 56
and 57 where Equations (19) and (20) are mechanized,
preferably by software. After "calibration", multipliers

ship is a condition precedent to using the doppler ex
tractor for rate aiding the receiver coder. However,
because the link through the spacecraft involves fre
quency multiplication (240/221 for S-band; or 880/221
for X-band), the received doppler must be properly
scaled before it can be used. Scaling is accomplished by
applying the inverse multiplier and dividing until the
doppler frequency has been reduced to one correspond
ing to the rate aiding frequency (132 MHz in this exam
ple). S-band scaling is accomplished by deleting 19 of
every 240 doppler cycles providing the ratio 221/240.

To be useful, the doppler frequency must be further

reduced to that which would be found at the rate aiding
frequency. Direction of spacecraft travel is determined
by the phase relationship between the 0 and 90' dop
pler signals. In one case the 90' signal leads the refer
ence
in the other it lags the reference.
M1 and M2 are again selected to be the product of the 45 Thewhereas
codes thus developed by the transmitter coder 60
receiver code and the 10 MHz reference.
It should be noted that noise-free signals were as and the receiver coder 63 are employed for the trans
mission of a range code on the S-band up-link and for
sumed throughout this discussion. Noise is, of course, correlation
of the range code received on the S- or
part of any real signal. Since the sampling of the 10
MHz. I.F. input is sufficiently fast to characterize the 50 X-band (the S-band in the example of FIG. 7). At the
additive noise in this signal as well as the range-code S-band receiver 12 (FIG. 1) there is provided a single
signal, the digitally computed I and Q functions become wideband amplifier with automatic gain control to pro
a good representation of the inphase and quadrature vide a 10 MHz input signal to the A/D converter 40
range code correlation values which would be obtained (shown in both FIG. 5 and in FIG. 7).
Comparing FIG. 7 with FIG. 5, it is apparent that, in
from an ideal analog demodulator and correlator.
An exemplary implementation of the demodulator 55 the exemplary implementation, the two channels (O'
correlator of FIG. 5 for one channel (the S-band chan and 90) are retained, and that code correlation is ac
nel) of the dual channel sequential ranging system 13 of complished using high speed arithmetic units 68 and 70.
Thereafter, numbers representing the degree of code
FIG. 1 is shown in FIG. 7. The X-band channel is iden
tical.
correlation are collected in accumulators 71 to 74, and
Since there is only one S-band uplink, only one trans transferred at regular intervals to the data processor
mitter coder 60 is required to generate the range code over a data bus. A coherent multiplier 75 performs all of
directed through a code line driver 61 to the phase the functions of the phase-locked loop 41 to produce a
modulator 18 of the transmitter 10 (FIG. 1). Code gen 40 MHz sampling command signal and a pair of comple
eration is accomplished by dividing the 66 or 132 MHz mentary 20 MHz signals for alternating data through
reference from the generator 17 (FIG. 1) by 8 in a di 65 paired accumulators 71 and 72, and paired accumulators
vider 62 and applying the resultant 16.5 MHz frequency 73 and 74 corresponding to the respective paired accu
to a 24-stage binary counter in the coder 60. Provision . mulators 48 and 50, and paired accumulators 49 and 51
is made for a 66 MHz reference to be used to maintain in FIG. 5. The coherent multiplier 75 also performs the
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analogous functions of the multipliers 54 and 55 in pro
ducing signals M1" and M2" according to the following
logic functions:
M1 = CODE 0 G 10 MHz REF (D CHOPPER,

5

while the other holds

M2* = CODE 90 (D 10 MHz REF (D CHOPPER,

where CHOPPER is a low-frequency squarewave sig
nal. Both the coherent multiplier and the receiver coder
provide inputs to the arithmetic units 68 and 70. Since a
completely digital demodulation scheme is employed, it
is necessary to mix (exclusive-OR) the 10 MHz refer

X. Bi

Ef

10

ence with the receiver code. Hence the first two terms

in these logic functions M1" and M2". The low-fre
quency chopper signal is included in these functions to
foreclose contamination of the received signal by leak
age from either the receiver coder or the 10 MHz refer
eCe.
Unlike earlier systems which had narrow band filters,
the broadband character of this system might allow

15

20

Since the two output registers contain only 4 bits and
the samples are collected at a 40 MHz rate, additional
storage is required. The accumulators 71-74 (FIG. 7)
each consist of 20 stage up-down counters. When the
arithmetic operation results in a carry from the least
significant 4 bits, an appropriate count command is
generated and supplied to the proper accumulator.
Three possible alternatives exist. The accumulator may
add to, subtract from, or retain its present value. This
decision depends upon the adders carry output, the sign
of the present sample, and the status of the adder 81
(add or subtract) as determined by the flip-flop FF.
Two control bits S1 and S are generated by count con

coupling of both code and/or 10 MHz reference
through the power system into the AGC amplifier of
the receiver. The result of such leakage is that the sys 25 trol unit 84 and used to select the count mode of the
tem might measure its own delay rather than the desired accumulator 71, for example, according to the follow
round trip distance to the spacecraft. The chopper sig
The chopper signal is generated by the computer in

ing table

nal prevents that.

accordance with a 10 ms station reference, and has a

50% duty cycle with a total period of 20 ms. The effect
is to alternately cause the arithmetic unit to add and
then subtract. Since the computer is generating the

30

S

S.

MODE

0.
0.
1

O
1.
O
1

Hold (stop count)
Increment (count up)
Decrement (count down)
Hold (stop count)

chopper signal, it knows the current status (i.e., inverted

or non-inverted) and can decommutate the samples
which are transferred from the accumulators at 10 ms
intervals. The result is that any leakage occurring prior
to the chopper is alternately added then subtracted, and
hence is cancelled while the desired signal from the
spacecraft is passed. Measurements indicate that the
leakage is more than 60 db below the received carrier
with the chopper operating.
FIG. 8 illustrates an exemplary implementation of the

35

The logic of the count control unit 84 can be expressed
2S

S = CARRY

S = Add. SIGN + Add. SIGN

Similar control bits are generated for the accumulator

73. The control bits for both the accumulators are

stored for one 40 MHz clock period in the count control
Synchronization and delay flip-flops FF and FF, are 45 unit 84. During the subsequent clock cycle they are
to retain or change the contents of the accumula
included to align the coder and chopper sample times used
with those of the A/D converter which is sampling the tOS.
From the foregoing discussion regarding the arithme
receiver's I.F. carrier. The 4 bits from the A/D con
verter are simultaneously strobed into a hold register 80 50 tic unit shown in FIG. 8, it is evident that, although
which provides inputs to a 4-bit adder 81. During the sampling is at a 40 MHz rate, the collection of
next sample time, these will either add the new sample
to or subtract it from previous values accumulated in
output registers 82 and 83. At the conclusion of the
add-subtract cycle, the result is transferred to the first of 55 and
the two output registers.
Two registers are required to implement the alternate
arithmetic unit 68. The other arithmetic unit is identical.

sampling. Assuming an initial condition wherein the
registers are cleared, the first sample, A1, is added or
subtracted into the first output register. Thereafter, the
second sample, B1, is likewise transferred to the first
output register while sample A1 is shifted to the second
register. Note that A1 is now available at the second
input to the adder. Thus, when sample A2 is taken, it
can be combined with sample A1 and stored in the first 65
register while sample B1 is shifted to the second regis
ter. This process continues such that one register con
talls

proceeds at one half that speed. Reference to the 20
MHz and 40 MHz waveforms on FIG. 6 will clarify the
operation. Note that samples are taken during the posi
tive portion of the 40 MHz period and held while in the
negative part. The arithmetic operation takes place
during this negative period with the result stable and
ready to be used by the following positive transition.
Since

4,112,497

14
on carriers of different frequencies, one for each trans
ducer. Consequently, it is intended that the claims cover
such modifications and variations.
What is claimed is:

must be separate in order to compute the 10 MHz. I.F.
carrier's phase, it is necessary to provide two accumula

5

1. Apparatus for demodulation of a code modulated

signal having a predetermined frequency and for corre
lation of the demodulated signal with a reference code,

tors. The 20 MHz clock can be used to steer the data to

the proper accumulator as shown in FIG. 7. During the comprising
negative half cycle data is guided to accumulator A and
means for sampling said code modulated signal at a
the positive half cycle data is guided to accumulator B. O
frequency four times said predetermined frequency
However, the above explanation is only illustrative of
and for converting each sample to digital form,
the principal of operation. The existence of a register in
thereby to produce four equally spaced successive
the count control unit 82 (FIG. 8) has the effect of
samples A1, B1, A2 and B2 in digital form for each
delaying accumulation by an additional 40 MHz clock
cycle of said modulated signal,
15
period (the clock period of the flip-flops FF and FF).
four separate means for accumulating multiplication
Such a register provides insurance against timing prob
products of M1 and M2 with said samples in digital
lems which can occur when data is transferred from the
form thereby to produce four sums according to
arithmetic unit to the accumulators.
the following equations:

Returning to the diagram of FIG. 7, it can be seen
that accumulator B receives the 20 MHz clock whereas 20

the complement, 20 MHz, is directed to accumulator A.
The data is thus steered to A or B depending upon the
clock's phase. Note also that because these clocks are
derived from a phase-locked loop, wherein a definite
and certain phase relationship exists between all clocks 25
and the 10 MHz reference, it is impossible for the sam
ples to be directed to the improper accumulator.
Data is accumulated continuously in the accumula
tors. At 10 ms intervals the computer issues a register
transfer command causing the most significant 16 bits of 30
the counter to be transferred to a hold register for input
to the computer. Only 16 rather than all 20 bits are
transferred since they provide adequate precision and
facilitate data transfer to a 16-bit computer, such as the
35
Digital Equipment Corporation PDP-11/20.
Accumulator contents are transferred to the hold

S2, = (B1 - B2) M1 So = (B1 - B2) M2
where M1 is a reference signal at said predetermined
frequency multiplied by said reference code, and M2 is
said reference signal multiplied by said reference code
delayed one quarter of a cycle,
means for computing inphase and quadrature correla
tion functions I and Q, respectively, from said sums
in accordance with the following equations:
I = Sir cos or - S2 sin a

Q = Sla cosa - S2a sin a

demodulation operations according to the following

equations:

sin c =

the same for both transfers. This amounts to simulta

neous sampling and forecloses errors due to nonuniform
sample intervals or samples representing partial cycles.
Corresponding bits from all hold registers are bussed 45
in common for transfer to the computer. Individual gate
controls on the hold registers allow sequential transfer
of data from a hold register into the computer via the
data bus. Numerical data accumulated in these hold
registers represent the degree of correlation between 50
the received ranging code and the receiver codes. Using
this information the phase of the received ranging code,
and hence the range, can be computed in the computer.
Although particular embodiments of the invention
have been illustrated and described herein, it is recog 55
nized that modifications and variations may readily
occur to those skilled in the art, and that the basic con

cept of the invention may be practiced in still other
applications. For example, in telemetry of analog data
from a remote station, such as an oil field, to a central
station, the central station may transmit a reading code

to a transponder which returns the reading code after a
delay proportional to the amplitude of an analog signal

high degree of accuracy. For more than one transducer,
the transponder may return a number of reading codes

slo = (A1-A2) M2

where sin a and cos a are determined at the start of

registers simultaneously for all channels at the conclu
sion of a 10 MHz cycle. Referring to FIG. 6, this means
that contents of Register A is transferred following
sample A2n, and that of Register B is transferred fol
lowing sample B2n where the sample number, n, will be

from a transducer. The central station may demodulate
and correlate the reading code to determine the delay,
and thus determine the value of the analog signal with a

SI, = (A1 - A2) M1

65

Sl

e, cos o

\sis

S2
see

\sis

while both multipliers M1 and M2 are made to be equal

to said reference signal, and

means for making both multipliers M1 and M2 equal
to said reference by setting said reference code and
said reference code delayed one quarter of a cycle
equal to 1 at the start of demodulation and correla
tion operations while sin a and cos a are being
determined.

2. Apparatus as defined in claim 1 wherein said means

for sampling said code modulated signal is comprised of
means for multiplying said reference signal by four and
means responsive to the resulting higher frequency
signal for timing the samples so that said four equally
spaced samples all occur at the same phases on succes
sive cycles of the code modulated signal.
3. Apparatus as defined in claim 2 wherein said four
separate means for accumulating samples in digital form
are synchronized by a timing signal at half the fre
quency of said higher frequency signal, and means re
sponsive to said timing signal for routing samples A1
and A2 to both means for accumulating the sums S1
and S1 and means responsive to the complement of
said timing signal for routing samples B1 and B2 to both

means for accumulating the sums S2 and S2.

15
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B1, A2 and B2 in digital form are obtained at the
4. Apparatus as defined in claim3 wherein said timing
same phases of said code modulated signal during
signal, and its complement, and said higher frequency
signal, are coherently produced by said frequency mul
successive cycles,
means for accumulating products of M1 and M2 with
tiplying means from said reference signal to maintain
said samples to form four separate sums S1, S2,
phase coherence of all sampling and accumulating oper 5
ations with respect to said four samples of each cycle of
S19 and S2 according to the following equations:
said code modulated signal.
5. Apparatus for demodulation of a code modulated
S = (A1 - A2) M1 S1 = ; (Al - A2) M2
signal having a predetermined frequency, and for corre
S2, = (Bl - B2) M1 So = (Bl - B2) M2
lation of the demodulated signal with a reference code, 10
comprising
means for sampling said code modulated signal at a where M1 is the product of a reference signal at the
frequency four times said predetermined frequency same frequency as said code modulated signal and said
in response to a sampling control signal, said sam reference code, and M2 is the product of said reference
pling means including means for converting each 5 signal and of said reference code delayed one quarter of
sample to digital form,
a cycle of said reference signal, and
means responsive to a reference signal at said prede
means for computing inphase and quadrature correla
termined frequency for producing said sampling
tion functions I and Q in accordance with the foll
control signal so that four equally spaced samples
lowing equations:
A1, B1, A2 and B2 all occur at the same phases of
I = S1 cosa - S2 sin a
successive cycles of said code modulated signal, 20
and
Q = Slocos a - S2 sin a
means for accumulating multiplication products of
M1 and M2 with said samples in digital form in two where sin o. and cos or are determined in advance by
pairs to form the difference of samples A1 and A2,
said reference code to 1 for both multipliers M1
and the difference of samples B1 and B2 in each of 25 forcing
two channels by adding or subtracting each succes and M2 while producing said sums and computing
sive sample in accordance with a first multiplier
M1 comprised of the product of a reference code
sin a = -- cos o = and a squarewave signal at said predetermined
\s.
S2;
\s.
S2;
frequency, and a second multiplier M2 comprised
of the product of said reference code delayed one 30 8. Apparatus as defined in claim 7 wherein each of
quarter of acycle of said squarewave signal to form said multipliers M1 and M2 is a product of a square
four sums according to the following equations:
wave chopper signal in addition to said reference signal
and said reference code, and said chopper is of a low
frequency so that each cycle spans a number of cycles
SI, = (A1 - A2) M1 slo = (A1-A2) M2
35 of said reference code.
9. Apparatus as defined in claim 7 wherein said means
S2, = (B1 - B2) M1 So- (B1-B2) M2
for sampling said code modulated signal is comprised of
for multiplying said reference signal by four and
and means for computing inphase and quadrature means
responsive to the resulting higher frequency
correlation functions I and Q, respectively, from means
said sums in accordance with the following equa signal for timing the samples so that said four equally
spaced samples occur at the same phases on successive
tions:
cycles of the code modulated signal.
I = Slt cosa - S21 sin a
10. Apparatus as defined in claim 9 wherein said
means for accumulating products is synchronized by a
Q = Slocos a - S2 sin a
45 timing signal at half the frequency of said higher fre
quency signal, and means responsive to said timing
where sin a. and cos a are determined at the start of signal
for routing samples A1 and A2 to form the sepa
demodulation and correlation operations according to rate sums
S1 and S19 and means responsive to the
the following equations:
complement of said timing signal for routing samples B1
50 and B2 to form the separate sums S2, and S22.
Sir
S2
11. Apparatus as defined in claim 10 wherein said
sin a = -ee, cos a = -ese:
timing signal, and its complement, and said higher fre
Ns -- S2
Ns + S2’
quency signal, are coherently produced by said fre
while said reference code and said reference code de quency multiplying means from said reference signal to
layed are both set equal to one.
55 maintain phase coherence of all sampling and accumu
lating operations with respect to said four samples of
6. Apparatus as defined in claim 5 wherein each of each
cycle of said code modulated signal.
said first and second multipliers are further comprised
12. Apparatus as defined in claim 11 wherein said
of a squarewave chopper signal of low frequency such means
for accumulating products is comprised of two
that each chopper cycle spans a number of cycles of
arithmetic
units and four accumulators, one arithmetic
said code modulated signal.
60
unit
for
both
sums S1 and S2 under control of said
7. Apparatus for demodulation and correlation of a
binary code modulated signal with a reference binary multiplier M1 and one arithmetic unit for both sums
code, said signal being at a predetermined frequency S1 and S2 under control of said multiplier M2 with
greater than the pulse rate of said binary code, compris routing of each sample to be added or subtracted to
1ng
each of two paired sums S1 and S1 under control of
means for sampling said code modulated signal at 65 timing signal and to each of two paired sums S2 and
four equally spaced intervals of each cycle of said S2 under control of the complement of said timing

code modulated signal, and for converting each
sample to digital form, whereby four samples A1,

signal.
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